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~ The actual bus arbitration process, which involves decision algorithms based on the system priority structure, will not be discussed in this paper.
Most of the problems related to the arbitration process are described in the literature by various authors [3, 4, 8, 9, 10, 11] .
In the remainder of this paper, the arbitration and the information transfer processes will be assumed to be overlapping. In addition, it is also assumed that the arbitration process is at least as fast as the minimum information transfer process. The bus utilization thus becomes solely a function of the information transfer process in the remainder of this paper. 8080~-8080~-~ 6800 6 5 0 2 9900 LSI-iJ.
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-H-8080 does nol use bus during TI (SYNCH) lime. [3, 6, 7] . This type of protocol, which is illustrated in figure  3 , splits the regular master-slave based transaction (Tstd) into two subtr ansac tions (TI and T2).
These can take place disconnected in time as a transaction initiation part and a transaction completion part.
Consequently, the bus will be free for other usages during the asynchronous wait interval (Mr). Obviously, this implies that a read transaction will utilize both of the subtransactions, whereas a write operation will utilize only the first subtransaction (TI).
The actual bus protocol implementation varies in two major areas. These are:
-centralized versus decentralized control, and -synchronous versus asynchronous logic.
The trade-off process between centralized and decentralized control involves topics of reliability (fail-soft), modularity, and cost.
The choice between synchronous and asynchronou s logic is more likely to involve performance trade-offs. However, the differences between the various implementations has no major impact on performance, and a further discussion of these topics is not pertinent here. The processors in the system will therefore continue to become unproductive when they must wait for crucial information from the memory. Note that only a portion of the delayed information will influence the processor productivity.
During the unproductive periods, the actual processors may waste bus bandwidth through repeated requests for the needed information. The waste of bus bandwidth can be reduced significantly by using input and output queues on all of the devices that are connected to the bus. This will allow all of the devices to transmit information on the bus even though the receiver should be busy; i.e., the information will be stored in the input queue until it can be processed.
It will also permit the devices to keep on working even if they cannot get immediate access to the bus, i.e., the output information will be deposited in the output queue until it can be transmitted. In normal operation, the actual size of the queues, which is a system design parameter, is not Table 1 should be expected for the MC68000.
From the above description it can be seen that each processor inherently uses the bus it is connected to for a very large portion of the time. Any attempts to connect more than one processor on one such bus would not yield a significant increase in computation power. This is because each processor would have to be proportionately slowed down in order to get access to the bus.
Obviously, the above conclusions are highly dependent on the instruction mix. However, the overall result is that, at best, 2 processors would profit on a single bus. That is far from a promising result. local bus contains the needed information is stopped and the data is passed back to the requester, who then relinquishes the global bus. using Bus
Vendor Supplied Multiprocessing
The microprocessor manufacturers are aware of the high bus utilization problems, and they have devised plans to allow many of their CPUs to be connected together in a MMPS. The designs differ widely from vendor to vendor. Again, the actual analysis depends, to a large extent, on the bus usage of any single processor. In addition, it also depends on the amount of crosstalk traffic between processors and various memory and I/O elements, i.e., the total amount of data to be transmitted over a common communication system. In the Motorola interconnection system, each processor is set up with a local bus with local memory and peripherals. In addition, there is a Global bus connecting all the local buses together through Bus Arbitration Modules (BAMs). The system is illustrated in Figure 5 . Each processor is free to execute at full speed within its own local space until either it needs something in another local bus area, or some local information is requested from the BAM unit. 
